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Abstract—HomePlug AV is the most successful standard for
in home power line communications. To combat non-ideality
of the power line channel it includes a double binary turbo
forward error correcting scheme. Unfortunately, it is known
that the memory required by double binary turbo decoders for
iteration-exchanged information is roughly three times the mem-
ory required for binary turbo codes. Moreover, high throughput
implementations based on border state metric inheritance, re-
quire additional memories to store border state metrics from
an iteration to the next one. This work faces these two aspects
by analyzing compression techniques to reduce the amount of
memory required to store both iteration-exchanged information
and border future metrics. Experimental simulations show that
non-uniform quantization and least significant bits dropping
allow for a significant memory reduction (up to 30%) with a
bit error rate performance loss of about 0.1 dB and a negligible
logic gates overhead.
I. INTRODUCTION
Since their discovery, turbo codes [1] attracted a lot of
interest due to their excellent error correction capabilities.
Indeed, they have been included as a possible Forward Er-
ror Correcting (FEC) strategy in several standards both for
wireless and wired communication systems, e.g. [2]–[4]. Since
a turbo encoder is based on the parallel concatenation of
two constituent convolutional encoders through an interleaver,
the corresponding decoder relies on the concatenation of
two constituent decoders by means of the interleaver. Each
constituent decoder is a Soft-Input-Soft-Output (SISO) module
that performs a Maximum-A-Posteriori (MAP) estimation [5].
According to [1], [5] this estimation is obtained by processing
the data received from the noisy channel, referred to as
intrinsic information, with the a-priori information. Removing
the a-priori information and a part of the intrinsic information
from the MAP estimation produces the so called extrinsic
information. Let SISO1 and SISO2 be the two constituent de-
coders working on in-order and interleaved data, respectively,
then the extrinsic information produced by SISO1 becomes the
a-priori information of SISO2 and vice-versa. Unfortunately,
this decoding algorithm is iterative (one half iteration from
SISO1 to SISO2 and one half iteration from SISO2 to SISO1)
and the time required to decode a physical block increases
with the block length N .
Double binary codes [6] are a viable solution to half the de-
coding time for a given N . They rely on the use of non-binary
codes, where each symbol is made of two bits. This advantage
comes at the expense of increasing the amount of memory
required to store the extrinsic information along iterations. In
particular, since the information is routinely represented in the
form of Logarithmic-Likelihood-Ratios (LLRs), this amount of
memory is three times the one required for binary codes for a
given N . Some works have been proposed in the literature to
combat this effect by applying alternative representations that
reduce the number of bits [7]–[10] required to represent the
extrinsic information.
In this scenario the HomePlug AV standard [4] is an interest-
ing case of study. HomePlug AV uses an orthogonal frequency
division multiplexing scheme on the [1.8−30] MHz frequency
band to achieve data rates up to 150 Mbit/s with per carrier
adaptive modulations ranging from BPSK to 1024-QAM. It
is based on a double binary turbo code, whose performance
and efficient implementation is addressed by few works in
the literature. The aim of this work is to investigate the
impact of reducing the number of bits to represent iteration-
exchanged information on the performance and complexity of
a HomePlug AV turbo decoder implementation. In particular,
since the HomePlug AV constituent convolutional encoder is
systematic, the intrinsic information for each SISO is made
of systematic and parity terms. The systematic term sequence
is in natural order so an interleaver is required to obtain the
sequence for feeding SISO2. However, this interleaver can be
embedded into the one used for extrinsic information exchange
if SISO1 sends to SISO2 the result of the addition between the
extrinsic information and the intrinsic systematic information
(one-interleaver architecture). Unfortunately, since all previous
works [7], [8], [10] assumed a decoder architecture based on
extrinsic information exchange, the impact of such techniques
on a one-interleaver architecture has not been investigated
yet. This work aims also to fill this gap analyzing the per-
formance loss introduced by reducing the number of bits to
represent iteration-exchanged information in a HomePlug AV
one-interleaver architecture context. In particular, in this work
the techniques originally proposed in [7] for compressing the
extrinsic information in binary turbo codes and in [9] for
reducing the bit-width of the extrinsic information are adapted
to compress iteration-exchanged information. Finally, further
complexity is saved by applying a least significant bit dropping
technique, inspired by the one proposed in [9] for the extrinsic
information, to future border metric encoding with a negligible
performance loss.
The paper is organized as follows. In Section II the decoding
algorithm is briefly summarized whereas in Section III the
compression techniques proposed and compared for iteration-
exchanged and future border metrics are described. Section IV
presents the experimental results and conclusions are drawn in
Section V.
II. DECODING ALGORITHM
Let k be a step in the trellis representation of the constituent
convolutional encoder, and u an uncoded symbol. The ex-
trinsic information computed by each constituent decoder is
λextk [u] = σ · (λ
apo
k [u]− λ
apr
k [u]− λk[c
u]) with σ ≤ 1 that is
scaling factor [11] and λ
apo
k [u] is the a-posteriori information:
λ
apo
k [u] =
∗
max
e:u(e)=u
{b(e)} −
∗
max
e:u(e)=u˜
{b(e)} (1)
where λk[c
u] and λaprk [u] are the systematic component of the
intrinsic information and the a-priori information, respectively.
u˜ ∈ U is an uncoded symbol taken as a reference (usually
u˜ = 0) and u ∈ U \ {u˜} with U the set of uncoded symbols;
e is a trellis transition and u(e) is the corresponding uncoded
symbol. The
∗
max{xi} function is implemented as max{xi}
followed by a correction term often stored in a small Look-
Up-Table (LUT) [12]. The correction term, usually adopted
when decoding binary codes (Log-MAP), can be omitted for
double binary turbo codes with minor Bit Error Rate (BER)
performance degradation (Max-Log-MAP). The term b(e) in
(1) is defined as:
b(e) = αk−1[s
S(e)] + γk[e] + βk[s
E(e)] (2)
αk[s] = max
e:sE(e)=s
{
αk−1[s
S(e)] + γk[e]
}
(3)
βk[s] = max
e:sS(e)=s
{
βk+1[s
E(e)] + γk[e]
}
(4)
γk[e] = λ
apr
k [u(e)] + λk[c(e)] (5)
where sS(e) and sE(e) are the starting and the ending states
of e, αk[s
S(e)] and βk[s
E(e)] are the forward and backward
metrics associated to sS(e) and sE(e), respectively. The term
λk[c(e)] represents the intrinsic information received from
the channel. For further details on the decoding algorithm
the reader can refer to [13]. Since in the following analysis
we address a one-interleaver architecture, we will refer to
iteration-exchanged information as λk[I] (the input to the
SISO) and λk[O] (the output from the SISO).
III. COMPRESSION OF ITERATION-EXCHANGED
INFORMATION AND BORDER FUTURE METRICS
In a double binary turbo code U = {00, 01, 10, 11}, as
a consequence λk[I] (λk[O]) is an array containing three
elements. Thus, if each element is represented on nλ bits, each
λk[I] (λk[O]) requires 3 × nλ bits. In the following analysis
two techniques to reduce the bit-width of λk[I] (λk[O]) are
discussed and compared in the framework of the HomePlug
AV turbo decoder. The former is inspired by the non-uniform
quantization proposed in [7] for binary turbo codes. The
second one stems from the bit dropping technique proposed
in [9] for a binary turbo code based on serially concatenated
convolutional codes and the WiMax double binary turbo code.
Other techniques proposed in other contexts, such the ones in
[10] and [14] were also considered. Even if the complexity
reduction achieved with these techniques is interesting the
BER performance loss introduced by the approximations is
not acceptable for the HomePlug AV scenario.
Several quantization schemes have been tested to imple-
ment a finite precision model. Among the others the best
performance/complexity trade-off was obtained representing
the extrinsic information and the state metrics on 7 and 10 bits
respectively. As a consequence, in the following paragraphs
the performance of this quantization scheme is considered as
a reference.
A. Non Uniform Quantization (NUQ)
As argued in [7], non linear quantization of the extrinsic
information achieves very good results. In particular, in [7] it
is shown that a heuristically-determined nonlinear quantizer
allows to represent the extrinsic information with a small
number of bits. In this work we extend this concept to the
double binary case.
The steps for the quantizer have been determined according
to the following idea. As long as the decoding proceeds from
an iteration to the next one, the distance among the three
extrinsic information corresponding to a couple of bits tends to
increase. Thus, hard decision depends mainly on the difference
among the components of λk[u] rather than on their absolute
values. As a consequence, we employ a coarser quantization
for large metrics and a finer quantization for metrics with low
magnitude. The corresponding quantization scheme is shown
in Fig. 1. The compression operation performed at the output
of the SISO corresponds to generating the array λˆk[O] using
the following equations:
λˆk[O]=


⌊
|λk[O]|
2
⌋
·sgn(λk[O]) |λk[O]|<16(⌊
|λk[O]|
4
⌋
+ 4
)
·sgn(λk[O]) 16≤|λk[O]|<24(⌊
|λk[O]|
8
⌋
+ 7
)
·sgn(λk[O]) 24≤|λk[O]|≤64
(6)
where b·c represents the integer part operation and sgn(·) is
equal to +1 and to −1 for positive and negative values of the
argument, respectively.
Similar equations can be easily derived for the decompres-
sion step. As discussed in Section IV, simulations show that
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Fig. 1. Heuristically-determined nonlinear quantizer employed for 5-bit
representation of the iteration-exchanged information.
this heuristically-determined nonlinear quantizer introduces a
BER performance loss of less than 0.1 dB (see Fig. 2).
B. Least Significant Bit Dropping (LSBD)
In [9] it is shown that the amount of memory required to
store the extrinsic information in a turbo decoder architecture
can be reduced with a limited BER performance loss by
dropping the Least Significant Bits (LSBs). As a consequence,
each SISO appends a proper number of zeros to the extrinsic
information read from the memory. In this work the same idea
is applied to iteration-exchanged information instead, namely
Q bits are dropped at the output of the SISO. When the SISO
reads from the memory the data produced during the previous
half iteration, it appends Q zeros to each element of λk[I]. The
operation performed at the output of the SISO corresponds to
generating the array
λˆk[O] =
⌊
λk[O]
2Q
⌋
. (7)
Similarly, at the input of the SISO λk[I] is obtained as
λk[I] = λˆk[O]× 2
Q. (8)
In presenting the numerical results in Section IV, we will
denote by Q-LSBD the technique just described in order to
specify the chosen Q.
C. Compression of border future metrics
As it can be inferred from (3) and (4) state metrics tend
to increase as long as the processing proceeds along the
trellis. It is known that a possible solution to this problem
relies on normalizing the state metrics at each trellis step.
However, it has been shown in [15] that the wrapping metrics
technique proposed in [16] for the Viterbi decoder can be used
as well in turbo decoder architectures not only to reduce the
complexity, but also to increase the achievable clock frequency
without impairing the BER performance. Moreover, in this
work we assume that the decoder works in a sliding-window
fashion [17] where the forward recursion is performed first
and forward metrics (α) are stored in a buffer. Thus, iteration-
exchanged information follows the backward recursion order
(β) and so future border metrics initialization is required.
According to [18] an effective technique to initialize border
metrics without impairing the decoder throughput relies on the
inheritance of border metric through consecutive iterations.
Moreover, since the turbo code used in the HomePlug AV
standard uses tail bitten termination, the first and the last
sections of the trellis ought to be initialized as well. As argued
in [19] the inheritance technique proposed in [18] can be
exploited to initialize the first and last sections of the trellis
too. However, these advantages come at the expense of some
memory to store the metrics that will be inherited during the
next iteration. In [14] a simple yet effective technique to com-
press border metrics is proposed. Unfortunately, this technique
relies on normalized metrics; as a consequence, it does not
provide good results when applied to architectures where state
metrics are wrapped. To reduce the bit-width of border state
metrics we propose to use the LSBD technique. Since the BER
performance of the decoder are less sensitive to border state
metrics than to the iteration-exchanged information, we give
a coarser representation to border state metrics than to the
iteration-exchanged information.
IV. EXPERIMENTAL RESULTS
In this section we show the experimental results obtained
using the techniques described in Section III to reduce the
number of bits required to represent iteration-exchanged in-
formation and border metrics.
In the reference decoder, the extrinsic information is rep-
resented on 7 bits and the future metrics require 10 bits to
be represented. The performance of this reference decoder
is shown in terms of BER and Block Error Rate (BLER)
in Figs. 2 and 3, respectively, as a small-diamond-marked
cyan curve for an additive white Gaussian noise (AWGN)
channel with BPSK modulation. The performance achieved
applying the non-uniform quantization described in Section
III-A to iteration-exchanged information is shown as a circle-
marked blue curve (labeled “Ex 5 bits, NUQ”). Compared
to the reference curve, less than 0.1 dB and 0.15 dB losses
are observed in terms of BER and BLER, respectively. On
the other hand, the LSBD technique detailed in Section III-B
applied to iteration-exchanged information is represented by
the cross-marked red (labeled “Ex 6 bits, 1-LSBD”) and
square-marked green (labeled “Ex 5 bits, 2-LSBD”) curves,
respectively. As it can be observed, the Q-LSBD technique
performs better than the non-uniform quantization only when
Q = 1, where the losses are very negligible both in terms
of BER and BLER. Thus, in the HomePlug AV scenario the
non-uniform quantization of iteration-exchanged information
is the preferred solution to save 2 bits. This leads to a
memory reduction of more than 28% on the memory needed to
store iteration-exchanged information and requires a negligible
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Fig. 3. BLER with different compressions of the iteration-exchanged
information.
increase in terms of logic gates, about 0.35% of the area of
one SISO.
In Figs. 4 and 5, the performance related to the compression
of the future border metrics is depicted. As it can be seen,
simulations show that reducing the bit-width of each border
future metric from 10 to 7 bits (see the triangle-marked brown
curve labeled “Fut 7 bits, 3-LSBD”) leads to an absolutely
negligible performance loss compared to the reference. A
further reduction of the bit-width to 6 bits determines a loss
which is lower than 0.1 dB and 0.15 dB in terms of BER and
BLER, respectively (see the reversed triangle-marked black
curve labeled “Fut 6 bits, 4-LSBD” in Figs. 4 and 5). It is
worth noting that reducing the border future metrics from 10
to 7 bits leads to a 30% reduction of the memory necessary
to store them.
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Stemming from these results, we investigated the impact
on the decoder performance of the combination of iteration-
exchanged information compression and future metric com-
pression. Results are reported in Figs. 6 and 7. In particular,
the hexagram-marked yellow curve (labeled “[Ex 6 bits, 1-
LSBD], [Fut 7 bits, 3-LSBD]”) refers to the LSBD technique
applied to both iteration-exchanged information (1-LSBD) and
future border metrics (3-LSBD). The losses compared to the
reference are very contained and lower than 0.1 dB both in
terms of BER and BLER. In order to save one more bit, the
pentagram-marked violet curve (labeled “[Ex 5 bits, NUQ],
[Fut 7 bits, 3-LSBD]”) illustrates the performance of the non-
uniform quantization of the iteration-exchanged information
combined with the LSBD technique (3-LSBD) applied to
border future metrics. The maximum observed losses are
within 0.1 dB and 0.15 dB in terms of BER and BLER,
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information and future border metrics.
respectively. Hence, it is possible to obtain both the mentioned
30 % memory saving advantages, by combining conveniently
the analyzed compression techniques while still keeping the
performance reasonable.
V. CONCLUSIONS
In this work memory reduction techniques are applied
to the HomePlug AV turbo decoder scenario. Non-uniform
quantization and least significant bit dropping have been suc-
cessfully applied to iteration-exchanged information reducing
the bit-width of the corresponding memory from 7 bits to
5 bits. Experimental results highlighted that the non-uniform
quantization performs better than least significant bit dropping
and it introduces a BER performance loss of less than 0.1
dB on AWGN. Moreover, least significant bit dropping has
been applied to each border state metrics reducing the bit-
width from 10 to 7 bits with a negligible impact on the
error correcting performance of the decoder. The presented
techniques allow obtaining nearly 30% memory saving on the
storage of the considered metrics with a negligible overhead
in terms of logic gates, about 0.35% of the area of one SISO.
Future work could analyze the impact of the proposed
techniques on the performance when a realistic power line
scenario is considered.
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